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RESEARCH IN DIGITAL SYNCHRONIZATION AND COMMUNICATIONS
DIGITAL CODING/MODULATION UNDER INVESTIGATION
• MPSK (BPSK, QPSK, OQPSK, MSK) -_
• MDPSK (DBPSK, DQPSK, ODQPSK, DMsK_OFFSET VS NON-OFFSET
• CONVOLUTIONAL CODES AND TRELLIS-CODED MODULATION
• BANDWIDTH EFFICIENT
CHANNELS UNDER INVESTIGATION
• AWGN
• RAYLEIGH/RIC E/SCINTILLATION
• JAMMED
RESEARCH EMPHASIZES
(_. RAPID ACQUISITION WITH HIGH PROBABILITY
ACQ
TRACK fi
AVOIDING HANG-UP DURING ACQUISITION
AVOIDING CYCLE SLIPPING
MINIMIZE TRACKING JITTER
ELIMINATE PHASE AMBIGUITIES
ACHIEVING PERFORMANCE OF CODED-COHERENT COMMUNICATIONS
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DIGITAL SYNCHRONIZATION PROJECT MOTIVATION
FUTURE COMMUNICATION MODEMS ARE LIKELY TOO EMPLOY ALL DIGITAL
IMPLEMENTATIONS AS THE DIGITAL SIGNAL PROCESSING SPEED BARRIER BETWEEN
DIGITAL AND ANALOG HARDWARE RISES DUE TO EMERGING TECHNOLOGIES, E.G.,
VLSI.
COHERENT(C)VS. DIFFERENTIALLY COHERENT(DC)
VS. NONCOHERENT (NC) DETECTION IN MODEMS
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Desired Modem Implementation
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SALIENT CHARACTERISTICS OF OPEN LOOP
DIGITAL SYNCHRONIZERS
• DERIVED FROM ADAPTIVE FILTERING THEORY
• DO NOT REQUIRE LOCALLY GENERATED SYNC REFERENCE BY MEANS OF A VCO OR NCO
• SYNC REFERENCE IS NON-CONSTANT MODULUS
• DOES NOT REQUIRE A PHASE-ERROR MEASUREMENT TO UPDATE PHASE ESTIMATE
OPEN LOOP PHASE AND FREQUENCY ESTIMATOR
MATCHED FILTER
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EXPONENTIALLY WEIGHTED PHASE ESTIMATOR LEARNING CURVES.
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SYMBOL TO SYMBOL PHASE ROTATION LEARNING CURVE.
0 = 1.0 radians/symbol
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A Digital Receiver Structure Utilizing an Open Loop
Estimator in a Decision-Directed Architecture
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Vector Estimator
The BER Learning Curve of the Exponentially Weighted
Estimator for QPSK Modulation (Eb/No=2dB)
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SIMULATED STEADY STATE WATERFALL CURVE OF THE EW DD
ESTIMATOR FOR SQPSK MODULATION. 13= 0.875
10 o
,_ 10 "1
0
W
0
>,
!
om
0
'- I0 -2,
a.
-2 0 2 4 6 8
Eb/No,dB
263
SIMULATED STEADY STATE WATERFALL CURVE OF THE EW DD
ESTIMATOR FOR QPSK MODULATION. 13= 0.875
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PROBABILITY OF REMAINING IN A HANGUP CONDITION FOR
BPSK MODULATION. R b = 2dB, 13 = 0.875.
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PROBABILITY OF REMAINING IN A HANGUP CONDITION FOR
QPSK MODULATION. R b = 2dB, 13= 0.875.
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'S' CURVE FOR A DECISION-DIRECTED BPSKAND
QPSK LOOP EW ESTIMATORS
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Motivation For Research
tl a i P
Modems used in burst mode communication systems (TDMA or
FHSS) or a fading channel typically use noncoherent demodulation
techniques
- PLL structures and fast acquisition with high probability
requirements are not compatible
- Coherent demodulation improves the performance
• Technology advances favor digital receiver structures
- VLSI or gate array implementations can significantly reduce
the cost, size, and possibly power consumption while improving
the reliability of modems.
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